PURDUE UNIVERSITY®

CS 50011: Introduction to Systems II

Lecture 4: Introduction to Assembly

Prof. Jeff Turkstra




© 2017 Dr. Jeffrey A. Turkstra

Lecture 03

History Background **x86** Syntax Operands Addressing modes Data types Instructions







Assembly language

- All (somewhat) different
- Many assembly languages share the same fundamental structure
 - Why?
- Typical assembly language statement syntax and corresponding machine code in hex... label: op result, operand1, operand2 0x004005F9 0x23CC803C
- Label is symbolic (an abstraction) for a memory address



"op" is a mnemonic for the operation

Assembly is two-pass

- Initial pass of assembler resolves memory addresses for all labels
 - Even (especially) forward referencesSymbol table
- Second pass emits machine code bitstrings
 - Translates mnemonics, register names, etc
 - Uses symbol table to fill in offset bit field



Offset = branch_target - current_addr

© 2017 Dr. Jeffrey A. Turkstra

Why?

- Many languages are one-pass
 C, for example

 Have to prototype functions, declare/define

 Would have to manually determine instruction addresses and branch targets
 Changing the code often changes all
- Changing the code often changes all of the offsets and addresses
- Impractical





- Set of opcode-field bit strings defines what the processor circuit can do
- Different processors have different sets of opcodes
- Assembly language defines a memorable symbolic name of a few characters for each opcode, a mnemonic
- No agreement on opcode mnemonics across assembly languages



Readability

- Assembly is easy to write but hard to follow
- Comments are essential
 - Block comment explain the purpose of a section of code, detail the use of registers and memory
 - Line comment explains each instruction
- Comment usually starts with a delimiter, runs to end of line
- Best strategy: comment every line




Example

Search linked list of free memory blocks to find # # a block of size N bytes or greater. Pointer must # # # be in r3 and N in r4. Code destroys contents of -# # r5, which is used to walk the list. # ************** r5,r3 # load address of list into r5 1d r5,0 # test to see if at list end loop_1: cmp notfnd # if reached end go to notfnd bz



Coding IF-THEN-ELSE in assembly



"Fall through" means to fetch at the default next instruction location; must code two exceptions for if-then-else

Figure 9.2 (a) An *if-then-else* statement used in a high-level language, and (b) the equivalent assembly language code.

Subroutine call in assembly




Figure 9.5 (a) A declaration for procedure *x* and two invocations in a high-level language, and (b) the assembly language equivalent.

Language specifics

- Documentation
 - Operand order
 - Register naming
 - Syntax
 - Immediate values, register values, memory, etc

Assembly language does not provide any program control structures, nor enforce any coding style




Intel documentation

- Volume 1: Basic Architecture
 - 482 pages
 - 19 Chapters
 - Includes basic execution environment as well as summary of instructions
 - Groups instructions for programming
 MMX, SIMD, SSE, etc



Volume 2: Instruction Set Reference A-Z

- 2234 pages
- "Only" 6 chapters
- Instruction format
- All of the instructions
- Safer Mode Extensions





Volume 3: System Programming Guide

- 1660 pages
- 43 Chapters
- Everything the hardware does to support an OS and how to use it



CPUs have errata

- Ever hear of the original Pentium floating point bug?
 - Could have been errata, but the press picked it up
- Ever find a compiler error?
- Imagine finding a hardware error
 Probably involves premature baldness
 - Possibly temporary



x86 Assembly

- Unfortunately, x86 is arguably the most complex assembly language around
 - MOV is even Turing complete
- Exposure to most common instructions
 - Focus on ability to read assembled C programs
 - Maybe a little writing





The Intel Legacy

Started with 4004 4-bit processor **8086**, first x86 CPU 16-bits ■ June 8, 1978 ■ 5MHz, 8MHz, and 10MHz **80186, 80286 80386 (SX/DX), 80486** (SX/DX/DX2/etc)



Pentium

MMX
SSE, SSE2, SSE3
X86-64
AMD-V
Intel VT-x
etc

...and it's all backwards compatible



Fortunately

Some analyses claim only 14 instructions account for 90% of compiled code



Assembly is symbolic

label: mnemonic arg1, arg2, arg3
Zero to three args
Right is source, left is destination
Mnemonic may represent different (multiple) opcodes



Remember

opcode	operand 1	operand 2	
--------	-----------	-----------	--

Figure 5.1 The general instruction format that many processors use. The opcode at the beginning of an instruction determines exactly which operands follow.



64-bit prefix ordering

Legacy Prefixes	REX Prefix	Opcode	ModR/M	SIB	Displacement	Immediate
Grp 1, Grp 2, Grp 3, Grp 4 (optional)	(optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes	Immediate data of 1, 2, or 4 bytes or none



mov rcx,0x4004e0
48 c7 c1 e0 04 40 00
48: REX.W prefix: 64-bit operand
c7: MOV
c1: ecx (but really rcx)
e0044000: 004004e0



REX prefix

Field Name	Bit Position	Definition
-	7:4	0100
W	3	0 = Operand size determined by CS.D
		1 = 64 Bit Operand Size
R 🗟	2	Extension of the ModR/M reg field
X	1	Extension of the SIB index field
В	0	Extension of the ModR/M r/m field, SIB base field, or Opcode reg field





r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG =			AL AX EAX MMO XMMO 0 000	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7 111
Effective Address	Mod	R/M		N	alue of M	lodR/M B	yte (in He	xadecima	l)	
[EAX]	00	000	00	08	10	18	20	28	30	38
[ECX]		001	01	09	11	19	21	29	31	39
[EDX]		010	02	0A	12	1A	22	2A	32	3A
[EBX]		011	03	0B	13	1B	23	2B	33	3B
[][] ¹		100	04	0C	14	1C	24	2C	34	3C
disp32 ²		101	05	0D	15	1D	25	2D	35	3D
[ESI]		110	06	0E	16	1E	26	2E	36	3E
[EDI]		111	07	0F	17	1F	27	2F	37	3F
[EAX]+disp8 ³	01	000	40	48	50	58	60	68	70	78
[ECX]+disp8		001	41	49	51	59	61	69	71	79
[EDX]+disp8		010	42	4A	52	5A	62	6A	72	7A
[EBX]+disp8		011	43	4B	53	5B	63	6B	73	7B
[][]+disp8		100	44	4C	54	5C	64	6C	74	7C
[EBP]+disp8		101	45	4D	55	5D	65	6D	75	7D
[ESI]+disp8		110	46	4E	56	5E	66	6E	76	7E
[EDI]+disp8		111	47	4F	57	5F	67	6F	77	7F
[EAX]+disp32	10	000	80	88	90	98	A0	A8	B0	B8
[ECX]+disp32		001	81	89	91	99	A1	A9	B1	B9
[EDX]+disp32		010	82	8A	92	9A	A2	AA	B2	BA
[EBX]+disp32		011	83	8B	93	9B	A3	AB	B3	BB
[][]+disp32		100	84	8C	94	9C	A4	AC	B4	BC
[EBP]+disp32		101	85	8D	95	9D	A5	AD	B5	BD
[ESI]+disp32		110	86	8E	96	9E	A6	AE	B6	BE
[EDI]+disp32		111	87	8F	97	9F	A7	AF	B7	BF
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	CO C1 C2 C3 C3 C4 C5 C7 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE EF	F0 F1 F2 F3 F4 F5 F6 F7	F8 F9 FA FB FC FD FE FF





Intel

[base + index*scale + disp] call DWORD PTR [rbx+rsi*4-0xe8] mov rax, DWORD PTR [rbp+0x8] lea rax, [rbx-0xe8]

AT&T

disp(base, index, scale) call *-0xe8(%rbx,%rsi,4) mov 0x8(%rbp), %rax lea -0xe8(%rbx), %rax



Intel vs. AT&T syntax

Intel

 Destination comes first mov rbp, rsp add rax, 0x14
 AT&T
 Reverse mov %rsp, %rbp

add \$0x14, %rsp
Registers prefixed with %, immediate \$



Registers

EIP/RIP

- (E|R)[ABCD]X
 - A: Accumulator
 - B: Base
 - C: Counter
 - D: Data
- ESI, EDI: source and destination pointers for string operations
 - Based off DS in compatibility mode
- ESP, EBP




EFLAGS/RFLAGS

	31	30 :	29	28	27	26	25	24	23	22										12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	I D	V I P	V I F	A C	∨ M	R F	0	N T	C F I	 	O F	D F	l F	T F	S F	Z F	0	A F	0	P F	1	C F
X ID Flag (IE X Virtual Inter X Virtual Inter X Alignment (X X Virtual-8086 X Resume Fl X Nested Tas X I/O Privileg S Overflow F C Direction F X Interrupt Er X Trap Flag (S Sign Flag (X S Zero Flag (X S Auxiliary Ca	erru rup Che S M ag (e L lag lag lag SF) SF) ZF	pt bt F eck lod (R NT eve (C le f)) F	Pe Fla / v e F))) () () () () () () () ()	g (Ac; (VI (IC)	dir VI ce M) 	IG (F) SSS L) 		P)			AC	;)																				
S Parity Flag S Carry 斛ag	(CF	- (=																														
S Indicates a C Indicates a X Indicates a	Сс	ontr	ol	Fla	ag																											
Reserve																																



Figure 3-8. EFLAGS Registe





Operand Addressing

- Data for a source operand can be found in...
 - The instruction itself (immediate)
 - A register
 - A memory location
 - An I/O port
- A destination operand can be:
 - A register

An I/O port

A memory location



Immediate operands

Example: ADD EAX, 14

- All arithmetic instructions permit an immediate source operand.
- Max value varies, never larger than an unsigned doubleword integer (2³²)



Register operands

64-bit general-purpose registers:

RAX, RBX, RCX, RDX, RSI, RDI, RSP, RBP, R8-R15

32-bit general-purpose registers:

- EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP, R8D-R15D
- 16-bit general-purpose registers
- 8-bit general-purpose registers
- Segment registers



RFLAGS FPU registers MMX, XMM, Control, Debug, and MSR registers RDX:RAX register pair (128-bit operand)



Memory operands

Segment selector and offset



- 64-bit mode segmentation is generally disabled (flat 64-bit linear address space)
 CS, DS, ES, SS are 0
 FS and GS can be used as additional base
 - registers



Memory offset

Displacement: 8, 16, or 32-bits Direct, static value Base and Index Values from general-purpose registers Scale factor ■ 2, 4, or 8 Multiplies Index RIP + Displacement Result is called an effective address

64-bit prefix ordering

Legacy Prefixes	REX Prefix	Opcode	ModR/M	SIB	Displacement	Immediate
Grp 1, Grp 2, Grp 3, Grp 4 (optional)	(optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes	Immediate data of 1, 2, or 4 bytes or none






ScaleIndexBase




© 2017 Dr. Jeffrey A. Turkstra

Effective address computation






Data types







- LEA, the only instruction that performs memory addressing calculations but doesn't actually address memory. LEA accepts a standard memory addressing operand, but does nothing more than store the calculated memory offset in the specified register, which may be any general purpose register.
- What does that give us? Two things that ADD doesn't provide:
 - the ability to perform addition with either two or three operands, and





What about 32-bits

- Many systems now are x86 64
- BUT, they can run a lot of 32-bit software
 - "Compatibility mode"
 - Segment registers actually matter
 - Relies on 32-bit registers/addresses/etc
- **x86** 64 CPUs can switch in and out of compatibility mode with ease



Consider system calls for a 64-bit kernel running a 32-bit program

Instruction set

- Data transfer instructions
- Binary arithmetic
- Decimal arithmetic
- Logical
- Shift and rotate
- Bit and byte
- Control
- String



Flag control ([ER]FLAG)
Segment registers
Miscellaneous



Data transfer instructions

Move data between memory and registers Can be conditional Includes stack access CMOV and friends XCHG BSWAP PUSH, PUSHA POP, POPA

MOV

Register to register
Memory to register
Register to Memory
Never memory to memory
Remember DMA?



Binary arithmetic instructions

- Basic binary integer computations
- ADD
- **SUB**
- IMUL, IDIV
 MUL, DIV
 INC, DEC, NEG
 CMP



Decimal arithmetic instructions

Manipulate BCD dataInvalid in 64-bit mode



Logical, shift and rotate instructions AND, OR, XOR, NOT SAR, SHR, SAL, SHL ROR, ROL, RCR, RCL



Bit and byte instructions

BT
BTS, BTR
Semaphores
SETE, SETZ and friends
TEST
CRC32, POPCNT



Control transfer instructions

JMP
JE, JZ, JNE, JNZ
CALL, RET
INT, IRET
ENTER, LEAVE



String instructions

MOVS, MOVSB
 B/W/D: byte, word, doubleword
 CMPS, CMPSB



Flag control instructions

STC, CLC STD, CLD LAHF, SAHF PUSHF, PUSHFD POPF, POPFD **STI** CLI



Questions?



© 2017 Dr. Jeffrey A. Turkstra