



CS 50011: Introduction to Systems II

Lecture 4: Introduction to Assembly

Prof. Jeff Turkstra



Lecture 03

- History
- Background
- x86
 - Syntax
 - Operands
 - Addressing modes
 - Data types
 - Instructions



A software hierarchy

Java, Pascal, FORTRAN, etc.

Portable among different computers with some effort;
some machine-dependent features are visible; performance

C

Assembly languages: a distinct one for each computer,
hardware dependence, just a few abstractions

VAX

X86

MIPS

ARM

...

Machine languages: one per computer; NO abstractions

Variable length

Variable length

32- & 64-bit

32- & 64-bit

bit strings

bit strings

strings

strings

...



Assembly language

- All (somewhat) different
- Many assembly languages share the same fundamental structure
 - Why?
- Typical assembly language statement syntax and corresponding machine code in hex...

```
label: op result, operand1, operand2  
0x004005F9 0x23CC803C
```
- Label is symbolic (an abstraction) for a memory address
- “op” is a mnemonic for the operation



Assembly is two-pass

- Initial pass of assembler resolves memory addresses for all labels
 - Even (especially) forward references
 - Symbol table
- Second pass emits machine code bitstrings
 - Translates mnemonics, register names, etc
 - Uses symbol table to fill in offset bit field
 - $\text{Offset} = \text{branch_target} - \text{current_addr}$



Why?

- Many languages are one-pass
 - C, for example
 - Have to prototype functions, declare/define
- Would have to manually determine instruction addresses and branch targets
- Changing the code often changes all of the offsets and addresses
- Impractical



Opcodes

- Set of opcode-field bit strings defines what the processor circuit can do
- Different processors have different sets of opcodes
- Assembly language defines a memorable symbolic name of a few characters for each opcode, a mnemonic
- No agreement on opcode mnemonics across assembly languages



Readability

- Assembly is easy to write but hard to follow
- Comments are essential
 - Block comment – explain the purpose of a section of code, detail the use of registers and memory
 - Line comment – explains each instruction
- Comment usually starts with a delimiter, runs to end of line
- Best strategy: comment every line




Example

```
#####  
# Search linked list of free memory blocks to find #  
# a block of size N bytes or greater. Pointer must #  
# be in r3 and N in r4. Code destroys contents of #  
# r5, which is used to walk the list. #  
#####  
        ld    r5,r3    # load address of list into r5  
loop_1: cmp    r5,0     # test to see if at list end  
        bz    notfnd   # if reached end go to notfnd
```



Coding IF-THEN-ELSE in assembly



“Fall through” means to fetch at the default next instruction location; must code two exceptions for if-then-else

Figure 9.2 (a) An *if-then-else* statement used in a high-level language, and (b) the equivalent assembly language code.

Subroutine call in assembly




Figure 9.5 (a) A declaration for procedure x and two invocations in a high-level language, and (b) the assembly language equivalent.

Language specifics

- Documentation
 - Operand order
 - Register naming
 - Syntax
 - Immediate values, register values, memory, etc
- Assembly language does not provide any program control structures, nor enforce any coding style


Intel documentation

- Volume 1: Basic Architecture
 - 482 pages
 - 19 Chapters
 - Includes basic execution environment as well as summary of instructions
 - Groups instructions for programming
 - MMX, SIMD, SSE, etc



■ Volume 2: Instruction Set Reference A-Z

- 2234 pages
- “Only” 6 chapters
- Instruction format
- All of the instructions
- Safer Mode Extensions



- Volume 3: System Programming Guide
 - 1660 pages
 - 43 Chapters
 - Everything the hardware does to support an OS and how to use it



CPUs have errata

- Ever hear of the original Pentium floating point bug?
 - Could have been errata, but the press picked it up
- Ever find a compiler error?
- Imagine finding a hardware error
 - Probably involves premature baldness
 - Possibly temporary

x86 Assembly

- Unfortunately, x86 is arguably the most complex assembly language around
 - MOV is even Turing complete
- Exposure to most common instructions
 - Focus on ability to read assembled C programs
 - Maybe a little writing



Differences with x86_64

The Intel Legacy

- Started with 4004
 - 4-bit processor
- 8086, first x86 CPU
 - 16-bits
 - June 8, 1978
 - 5MHz, 8MHz, and 10MHz
- 80186, 80286
- 80386 (SX/DX), 80486 (SX/DX/DX2/etc)



Pentium

- MMX
- SSE, SSE2, SSE3
- X86-64
- AMD-V
- Intel VT-x
- etc
- ...and it's all backwards compatible

Fortunately

- Some analyses claim only 14 instructions account for 90% of compiled code

Assembly is symbolic

- label: mnemonic arg1, arg2, arg3
 - Zero to three args
 - Right is source, left is destination
- Mnemonic may represent different (multiple) opcodes



Remember



Figure 5.1 The general instruction format that many processors use. The opcode at the beginning of an instruction determines exactly which operands follow.

64-bit prefix ordering

Legacy Prefixes	REX Prefix	Opcode	ModR/M	SIB	Displacement	Immediate
Grp 1, Grp 2, Grp 3, Grp 4 (optional)	(optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes	Immediate data of 1, 2, or 4 bytes or none

```
mov rcx,0x4004e0
```

```
48 c7 c1 e0 04 40 00
```

48: REX.W prefix: 64-bit operand

c7: MOV

c1: ecx (but really rcx)

e0044000: 004004e0



REX prefix

Field Name	Bit Position	Definition
-	7:4	0100
W	3	0 = Operand size determined by CS.D 1 = 64 Bit Operand Size
R	2	Extension of the ModR/M reg field
X	1	Extension of the SIB index field
B	0	Extension of the ModR/M r/m field, SIB base field, or Opcode reg field

Wat?

r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG =			AL AX EAX MM0 XMM0 0 000	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7 111
Effective Address	Mod	R/M	Value of ModR/M Byte (in Hexadecimal)							
[EAX] [ECX] [EDX] [EBX] [--][--] ¹ disp32 ² [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E 1F	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37	38 39 3A 3B 3C 3D 3E 3F
[EAX]+disp8 ³ [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [--][--]+disp8 [EBP]+disp8 [ESI]+disp8 [EDI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66 67	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F
[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [--][--]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110 111	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7	B8 B9 BA BB BC BD BE BF
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM1/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	C0 C1 C2 C3 C4 C5 C6 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE EF	F0 F1 F2 F3 F4 F5 F6 F7	F8 F9 FA FB FC FD FE FF



Syntax

■ Intel

- `[base + index*scale + disp]`

`call DWORD PTR [rbx+rsi*4-0xe8]`

`mov rax, DWORD PTR [rbp+0x8]`

`lea rax, [rbx-0xe8]`

■ AT&T

- `disp(base, index, scale)`

`call *-0xe8(%rbx,%rsi,4)`

`mov 0x8(%rbp), %rax`

`lea -0xe8(%rbx), %rax`



Intel vs. AT&T syntax

- Intel

- Destination comes first

```
mov rbp, rsp
```

```
add rax, 0x14
```

- AT&T

- Reverse

```
mov %rsp, %rbp
```

```
add $0x14, %rsp
```

- Registers prefixed with %, immediate \$



Registers

- EIP/RIP
- (E|R)[ABCD]X
 - A: Accumulator
 - B: Base
 - C: Counter
 - D: Data
- ESI, EDI: source and destination pointers for string operations
 - Based off DS in compatibility mode
- ESP, EBP
 - SS segment



EFLAGS/RFLAGS





Figure 3-8. EFLAGS Register




Basic Program Execution Registers




Address Space



FPU Registers



MMX Registers



Bounds Registers



XMM Registers



YMM Registers



Operand Addressing

- Data for a source operand can be found in...
 - The instruction itself (immediate)
 - A register
 - A memory location
 - An I/O port
- A destination operand can be:
 - A register
 - A memory location
 - An I/O port

Immediate operands

- Example: `ADD EAX, 14`
- All arithmetic instructions permit an immediate source operand.
- Max value varies, never larger than an unsigned doubleword integer (2^{32})

Register operands

- 64-bit general-purpose registers:
 - RAX, RBX, RCX, RDX, RSI, RDI, RSP, RBP, R8-R15
- 32-bit general-purpose registers:
 - EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP, R8D-R15D
- 16-bit general-purpose registers
- 8-bit general-purpose registers
- Segment registers

- RFLAGS
- FPU registers
- MMX, XMM, Control, Debug, and MSR registers
- RDX:RAX register pair (128-bit operand)



Memory operands

- Segment selector and offset



- 64-bit mode segmentation is generally disabled (flat 64-bit linear address space)
 - CS, DS, ES, SS are 0
 - FS and GS can be used as additional base registers

Memory offset

- Displacement: 8, 16, or 32-bits
 - Direct, static value
- Base and Index
 - Values from general-purpose registers
- Scale factor
 - 2, 4, or 8
 - Multiplies Index
- RIP + Displacement
- Result is called an **effective address**



64-bit prefix ordering


Legacy Prefixes	REX Prefix	Opcode	ModR/M	SIB	Displacement	Immediate
Grp 1, Grp 2, Grp 3, Grp 4 (optional)	(optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes	Immediate data of 1, 2, or 4 bytes or none

SIB?

- Scale
- Index
- Base




Effective address computation



$$\text{Offset} = \text{Base} + (\text{Index} * \text{Scale}) + \text{Displacement}$$

Data types



LEA

- LEA, the only instruction that performs memory addressing calculations but doesn't actually address memory. LEA accepts a standard memory addressing operand, but does nothing more than store the calculated memory offset in the specified register, which may be any general purpose register.
- What does that give us? Two things that ADD doesn't provide:
 - the ability to perform addition with either two or three operands, and
 - the ability to store the result in any register; not just one of the source operands.

What about 32-bits

- Many systems now are x86_64
- BUT, they can run a lot of 32-bit software
 - “Compatibility mode”
 - Segment registers actually matter
 - Relies on 32-bit registers/addresses/etc
- x86_64 CPUs can switch in and out of compatibility mode with ease
 - Consider system calls for a 64-bit kernel running a 32-bit program



Instruction set

- Data transfer instructions
- Binary arithmetic
- Decimal arithmetic
- Logical
- Shift and rotate
- Bit and byte
- Control
- String



- Flag control ([ER]FLAG)
- Segment registers
- Miscellaneous

Data transfer instructions

- Move data between memory and registers
 - Can be conditional
 - Includes stack access
- CMOV and friends
- XCHG
- BSWAP
- PUSH, PUSHA
- POP, POPA



MOV

- Register to register
- Memory to register
- Register to Memory
- Never memory to memory
 - Remember DMA?

Binary arithmetic instructions

- Basic binary integer computations
- ADD
- SUB
- IMUL, IDIV
- MUL, DIV
- INC, DEC, NEG
- CMP

Decimal arithmetic instructions

- Manipulate BCD data
- Invalid in 64-bit mode



Logical, shift and rotate instructions

- AND, OR, XOR, NOT
- SAR, SHR, SAL, SHL
- ROR, ROL, RCR, RCL

Bit and byte instructions

- BT
- BTS, BTR
 - Semaphores
- SETE, SETZ and friends
- TEST
- CRC32, POPCNT



Control transfer instructions

- JMP
- JE, JZ, JNE, JNZ
- CALL, RET
- INT, IRET
- ENTER, LEAVE

String instructions

- MOVS, MOVSB
 - B/W/D: byte, word, doubleword
- CMPS, CMPSB

Flag control instructions

- STC, CLC
- STD, CLD
- LAHF, SAHF
- PUSHF, PUSHFD
- POPF, POPFD
- STI
- CLI

Questions?

